

1/21




FIG. 1

PRIOR ART




FIG. 2

PRIOR ART




FIG. 3

PRIOR ART




FIG. 5

PRIOR ART




FIG. 4

PRIOR ART

2/21




FIG. 6

PRIOR ART




FIG. 7

PRIOR ART




FIG. 8

PRIOR ART

3/21




FIG. 9

4/21




FIG. 10A

5/21

FIG. 10B




FIG. 11 (Y1-Y1')




FIG. 12B

(PERIPHERY)





FIG. 12A (Y1-Y1')



7/21




FIG. 13B
(PERIPHERY)




FIG. 13A (Y1-Y1')

8/21







FIG. 14B
(PERIPHERY)

FIG. 15



9/21



10/21

FIG. 18
(X1-X1')




FIG. 19A
(X1-X1')






FIG. 19B
(Y2-Y2')



11/21



12/21




FIG. 21B

FIG. 21A (X1-X1')

FIG. 22
(X1-X1')




FIG. 23B




FIG. 23A (X1-X1')

14/21

FIG. 24
(X1-X1')





FIG. 25
(X1-X1')



15/21







FIG. 27A
(X1-X1')



16/21

NMOS 512N

PMOS 512P




P- 120

FIG. 28
(PERIPHERY)

NMOS 512N

PMOS 512P



P- 120

FIG. 27B
(PERIPHERY)

17/21

FIG. 29A
(X1-X1')




FIG. 29B
(PERIPHERY)




FIG. 30A
(X1-X1')






FIG. 30B
(PERIPHERY)



19/21



20/21




FIG. 31E
(PERIPHERY)




FIG. 31D
(PERIPHERY)




FIG. 31C
(PERIPHERY)

21/21




FIG. 32